Gesellschaft für Informatik e.V.

Lecture Notes in Informatics

9th Workshop on Parallel Systems and Algorithms (PASA), Workshop of the GI/ITG Special Interest Groups PARS and PARVA, held at the 21st Conference on the Architecture of Computing Systems (ARCS), February 26th, 2008 in Dresden, Germany P-124, 49-58 (2008).

Gesellschaft fuer Informatik, Bonn


Wolfgang E. Nagel (ed.), Rolf Hoffmann (ed.), Andreas Koch (ed.)

Copyright © Gesellschaft fuer Informatik, Bonn


$SDVM(R)$: A scalable firmware for FPGA-based multi-core systems-on-chip

Andreas Hofmann and Klaus Waldschmidt


As the main scope of mobile embedded systems shifts from control to data processing tasks high performance demand and limited energy budgets are often seen conflicting design goals. Heterogeneous, adaptive multicore systems are one approach to meet these challenges. Thus, the importance of multicore FPGAs as an implementation platform steadily grows. However, efficient exploitation of parallelism and dynamic runtime reconfiguration poses new challenges for application software developement. In this paper the implementation of a virtualization layer between applications and the multicore FPGA is described. This virtualization allows a transparent runtime-reconfiguration of the underlying system for adaption to changing system environments. The parallel application does not see the underlying, even heterogeneous multicore system. Many of the requirements for an adaptive FPGA-realization are met by the SDVM, the scalable dataflow-driven virtual machine. This paper describes the concept of the FPGA firmware based on a reimplementation and adaptation of the SDVM.

Full Text: PDF

Gesellschaft fuer Informatik, Bonn
ISBN 978-3-88579-218-5

Last changed 04.10.2013 18:16:40